# Lab Notebook 27 Sept 2018 EECT 112

Jeanie H., Caleb B.

# Index

0	Lab 1 – Logic Levels	_Slide 3-6
0	Lab 2 – Number Conversions	_Slide 7-15
0	Lab 3 – Logic Gates	_Slide 16-20
0	Lab 4 – Lecture3bSlide3	_Slide 21-26
0	Lab 5 – Two Input Gates	_Slide 27-31
0	Lab 6 – Theoroms	_Slide 32-35
0	Lab 7 – Circuit Reduction	_Slide 36-40
0	Lab 8 – Circuit Reduction (Part 2)	_Slide 41-44
0	Lab 9 - 1 to 3 clock using Jk Flip Flops and 555 Timers	_Slide 45- <u>48</u>

# Lab 1 – Logic Levels – 30 Aug 2018

### O Purpose:

O Learn how to create logic levels for digital circuits using switches and resistors.

### O Equipment Used:

O Multisim

- O 1- Digital multi-meter
- O 4 10 k  $\Omega$  resistors
- O 1 Position dip switch

# Lab 1 - Logic Levels

Step 1: Using Multisim program to create and simulate the following circuit in various positions.





# Lab 1 – Logic Levels

Step 2: Create the circuit in the lab and take measurements in various positions (No picture were taken during this lab).

Step 3: Display results in given tables.

	Simul	ated	Test						
 <b>S1</b>	S2	VA	VB	S1	S2	VA	VB		
open	open	4.999V	4.999V	open	open	5V	5V		
open	closed	4.999V	50nV	open	closed	5V	.008V		
 closed	open	50nV	4.999V	closed	open	.008V	5V		
closed	closed	50nV	50nV	closed	closed	.008V	.008V		

#### Table 1 (Simulation vs Test)

_		-		,				
		Simu			Te	st		
_	\$3	<b>S</b> 4	VĊ	VD		\$3	S4	VC
	open	open	499.945uV	499.945uV		open	open	.008V
	open	closed	499.945uV	5V	]	open	closed	.008V
	closed	open	5V	499.945uV		closed	open	5V
_	closed	closed	5V	5V	]	closed	closed	5V

Table 2 (Simulation vs Test)

VD

.008V

5V .008V

5V

# Lab 1 – Logic Levels

• One of the first things that was pointed out to us during this lab was we did not test the resistors for accuracy before building our circuit. Because of where the power source is placed is affecting how the power going through the resistors.

# Lab 2 – Number conversions – 9 Sept 2018

### O Purpose:

- Learn how to convert numbers from one base to another.
- O Equipment used:
  - O Excel

### O Process:

• Using slides and excel sheets provided to fill in the values in the tables including max and mins of decimal values in different number bases.

#### 5 & 8 bit Binary => Decimal

24	2 <sup>3</sup>	2 <sup>2</sup>	2 <sup>1</sup>	20			2	27	26	25	24	2 <sup>3</sup>	2 <sup>2</sup>	2 <sup>1</sup>	20		
0	0	0	0	0				1	1	1	1	1	1	1	1		
16	8	4	2	1			1:	28	64	32	16	8	4	2	1		
0	0	0	0	0	=	0	1:	28	64	32	16	8	4	2	1	=	255
00000				) =	0							1	1111	111	=	255	
5 Bit Binary						0000		Decimal value				0	0				
Mi	n							=	-								
5 E	Bit E	Bina	nry		11111			E	Decimal value					3	1		
Ma	ах							=	=								
8 Bit Binary					0000000			Ľ	Decimal value					0			
Max							=	=									
8 Bit Binary					11111111			Ľ	Decimal value					2	255		
Min							=	=									

### Summary

For each binary position that holds a '1' this value is held with a 2 to the power of the position. These powers start at 0 on the furthest right position going up to the left. Therefore, the more bits you have the higher the powers will be. Once you have the all the 2's to the correct power for the '1' values of the binary you then add across to get the decimal value.

7 M	Bit Binar ax	1	111	11	1		De va	ecimal alue =	127	
Μ	ax						va	lue =		
6 Bit Binary				111	11			De	ecimal	63
1	remainde r	12	12	12	4	0	0	0		
		1	0	0	1	1	0	0		
		64	32	16	8	4	2	1		
		6	5	4	3	2	1	0		
76	1001100	26	2 <sup>5</sup>	24	2 <sup>3</sup>	2 <sup>2</sup>	2 <sup>1</sup>	2 <sup>0</sup>		
1	remainde r	13	13	5	1	1	0			
		1	0	1	1	0	1			
		32	16	8	4	2	1			
		5	4	3	2	1	0			
45	101101	25	24	2 <sup>3</sup>	2 <sup>2</sup>	2 <sup>1</sup>	20			

Reverse Process

#### Summary

Using the powers of 2 that will add up to the number that you start with in decimal to find which position of the ones and zeros in binary should be. So for every value of 2 that you do not use there will be a zero in that positions and a one for the positions that you use.

Ex: 32+8+4+1=45

					ŀ	۲e	<u>)</u>	peate	ed Divisior	ר
25	11001									
	12.5	12					1			
	6	6				0				
	3	3			0					
	1.5	1		1						
	0.5	0	1							
			1	1	0	0	1			
Mi	in Dec	ima	al	0	)				Binary value	00000
No						=				
Ma	31					Binary value	11111			
Decimal No									=	

### Summary

Starting with a decimal number, you divide that by 2. If the result of this division is an whole number this leaves no remainder making the binary value for that position 0. If this result is not whole then there is a remainder of one for the position. This process is repeated until you can no longer divide by 2.

### Hexadecimal Number System

37	100101									
	18.5	18						1		
	9	9					0			
	4.5	4				1				
	2	2			0					
	1	1		0						
	0.5	0	1							
			1	0	0	1	0	1		
M No	in Dec ว	im	al		0				Binary value =	00000
Max Decimal No					63				Binary value =	11111

### Summary

• Given the decimal number that needs to be converted to binary, take this number and divide it by 2. If the result of this division has a number and a half keep the number and the half then turns to 1 in binary. That number that you have kept will then be divided. If there is no half for this division this keep that number and the binary will be a 0.

356	854	16 <sup>2</sup>	16 <sup>1</sup>	16 <sup>0</sup>				
		2	1	0				
		256	16	1				
		3	5	6				
		3	5	6				
		768	80	6	=	854		
2AF	687	16 <sup>2</sup>	16 <sup>1</sup>	160				
		2	1	0				
		256	16	1				
		2	А	F				
		2	10	15				
		512	160	15	=	687		-
Min Hexadecimal				0			Decimal value	0
No							=	
Ma	x			FFF			Decimal value	4095
Hex	ade	cima	l No				=	

Hex to Decimal

### Summary

• Each place for the hex system is a position in decimal as a 16<sup>th</sup> to a power for each position. There is 1-9 in the hex system then 10-15 are replaced with letter A-F. So if you have a 2 in the first hex position then multiply this by 16 squared, then A in the second position you must multiply 10 by 16 to the first and F in the last position must multiply 15 by 16 to the zero.

423	1A7					
	26.4375	26			7	
	1.625	1		10		
	0.0625	0	1			
			1	10	7	
			1	А	7	
Hexa	adecima			Dec	imal	
000					0	
000 03F					0 63	
000 03F 07F					0 63 127	
000 03F 07F 0FF					0 63 127 255	

Decimal to hex

### Summary

• Take the given decimal number and divide it by 16. this product should be an whole number so you must take out numbers until you receive a whole number as your answer. The numbers that you take out are then your remainder which will then be your number in hex for each position time that you divide by 16 if the remainder is 10-15 if will then be replaced by A-F.

		BINARY	HEX					17A	378
		0000	0	10			23	23.625	
		0001	1		7		1	1.4375	
		0010	2			1	0	0.0625	
		0011	3	10	7	1	=>	Step 1	
		0100	4						
		0101	5	А	7	1	2 =>	Step 2	
		0110	6						
		0111	7	1010	0111	0001	3 =>	Step 3	
lax Decimal 4095	Ma	1000	8						
		1001	9	А	7	1	1 =>	Step 4	
value =		1010	А						
exadecimal FFF	He	1011	В						
value =		1100	С						
narv value = 1111	Bin	1101	D						
.1111	Bill	1110	E						
		1111	F						

### Binary to hex

### Summary

• This method is using grouping of binary numbers to the correlating number in hex form. This would be similar to changing binary to decimal except for the numbers between 10-15 will then be replaced with the letters between A-F

### O Observations

• There are many ways to change the numbers from one counting system to another. Each system uses different types of polynomial functions to convert the numbers. It is interesting that there are different values that cannot be recognized in other systems of counting, once you type in something more than the max value it causes the equations to crash.

# Lab 3 – Logic Gates – 13 Sept 2018

### O Purpose:

• Learn how to test AND and OR logic gates.

### O Equipment used:

- O 1 Digital Multi-meter
- O 2 10Kohm
- O 1 4 position dip switch
- O 1 74LS08
- O 1 74LS32

# Lab 3 – Logic Gates

Step 1: Using MultiSim to simulate the given circuit in various positions with the AND gate and the OR gate.



# Lab 3 – Logic Gates

Step 2: Create real life wiring to simulate the wiring diagram made in MultiSim to compare results. We had to use Data sheets in order to wire these gates correctly.



# Lab 3 – Logic Gates - Results

		AND Gate	2
		Simulated	Test
S1	S2	Output	Output
Open	Open	5	4.176
Open	Closed	0	0.1436
Closed	Open	0	0.1436
Closed	Closed	0	0 1435

### \_\_\_\_\_

		Simulated	Test
S1	S2	Output	Output
Open	Open	5	4.199
Open	Closed	5	4.199
Closed	Open	5	4.199
Closed	Closed	0	0.1351

OR Gate

# Lab 3 – Logic Gates

### Observation:

O The first thing that we did was ensure that all the equipment was working properly by measuring resistor for proper tolerance. Power going into board is at 5.1 volts, showing power is dropping 1 volt through the circuit due to resistance and wiring. We notice the difference between the AND/OR gates: The AND gate only supplies power if both switches are closed and the OR gate supplies power as long at one switch is closed.

# Lab 4 – Lecture3bSlide3 – 27 Sept 2018

O Purpose:

O Learn more about describing Logic Circuits algebraically.

### O Equipment:

- O 1 Digital Multi-meter
- **O** 3 10Kohm
- O 4 position dip switch
- O 1 74LS08
- **O** 1 74LS32

# Lab 4 – Lecture3bSlide3

Step 1: Creating the simulation given with inputs going first to the AND gate and than into the OR gate to measure output voltage with a multimeter with various inputs.



# Lab 4 – Lecture3bSlide3

Step 2: Creating the simulation given the inputs going first to the OR gate then going into the AND gate to read the output voltage with the multimeter.





Step 3: Create the simulation in the lab to compare the results. The data sheets were used as references to wire the AND/OR gates. We used the same set up for each type of circuit then just switched the gates for the same wiring.

# Lab 4 - Lecture3bSlide3 - Results

### AND $\rightarrow$ OR

			Simulated	Test
			Output	Output
S1	S2	S3		
Open	Open	Open	0	0.077
Open	Open	Closed	5	4.41
Open	Closed	Open	0	1.42
Open	Closed	Closed	5	4.41
Closed	Open	Open	0	1.51
Closed	Open	Closed	5	3.84
Closed	Closed	Open	5	4.40
Closed	Closed	Closed	5	4.40

### $OR \rightarrow AND$

			Simulated	Test
			Output	Output
S1	S2	S3		
Open	Open	Open	0	0.165
Open	Open	Closed	0	0.165
Open	Closed	Open	0	1.416
Open	Closed	Closed	5	4.38
Closed	Open	Open	0	1.42
Closed	Open	Closed	5	4.38
Closed	Closed	Open	0	1.40
Closed	Closed	Closed	5	4.38

# Lab 4 - Lecture3bSlide3

### Observation:

• During the initial assembly of our of this circuit we were getting bad reading. We spent time trouble shooting our whole circuit to find that that one of our gates were putting out bad values. This ended us with getting a new gate which fixes the error. Our values did seem to be jumping around quite a bit but everything was in spec of the highs and lows.

# Lab 5 – Two Input Gates – 4 Nov 2018

### O Purpose:

O Learn how two input logic gates work using digital ICs, switches and resistors

### O Equipment:

- O 1 Digital Multi-meter
- O 2 10 kOhm resistors
- O 1 4 position dip switch
- O 1- 74LS04, 74LS08, 74LS32, 74LS86

### Lab 5 – Two Input Gates

Step 1: Using MultiSim, create the given schematic, creating two varying inputs for each gate being tested and take note of the outputs. In this case there are 4 possibilities.







### Lab 5 – Two Input Gates

Step 2: Create the same circuit in the lab using the materials provided. Then compare the results to the simulation. This process included using lab sheets to properly wiring different gates.



# Lab 5 – Two input gates - Results

Sin	nula	ateo	d	Test					
A = 0		0 1 1		A =	0	0	1	1	
<b>B</b> =	0	1	0	1	B =	0	1	0	1
OR	0	1	0	1	OR	0	1	0	1
AND	0	0	1	1	AND	0	0	1	1
XOR	0	1	0	0	XOR	0	1	0	0
NOR	1	0	1	0	NOR	1	0	1	0
NAND	1	1	0	0	NAND	1	1	0	0
XNOR	1	0	1	1	XNOR	1	0	1	1

 Our high reading was generally around 4.2487V and our low reading was around 0.1055V

# Lab 5 – Two input Gates

Observations:

• The gates acted just as we suspected they would. All the resistors and gates measured within there tolerance. We originally started with a large board finding this harder to follow and switch things around. We then stuck with a small board only two gates at a time.

# Lab 6 – Theorems – 1 Nov 2018

- O During this lab we used Excel, MultiSim and Lab time and space to prove the given theorems.
- All this information was provided in the midterm.
- The pictures from this lab will be provided in the following slides

# Lab 6 - Theorems - Pictures





# Lab 6 – Theorems - Pictures



# Lab 6 - Theorems



### O Observations:

- All of the circuits built had the same expected results as the measured results.
- Having the expected results done before we went to the lab help ensure the we had built our circuits properly.

# Lab 7 – Circuit Reduction – 8 Nov 2018

- O Purpose:
  - O Learn how to reduce a circuit design down to the smallest size using the 17 Theorems and Karnaugh maps. Part 2 will explore how to reduce the circuit.
- O Equipment used:
  - O 1- Digital Multi-meter
  - O 3 10kOhm Resistors
  - O 1-4 position dip switch
  - O 1 74LSO4, 74LSO0, 74LS11, 74LS32

### Lab 7 - Circuit Reduction



Step 1: Using the diagram provided, build circuit in MultiSim, simulated expected results. With 3 inputs there are 8 possible outputs.



### Lab 7 - Circuit Reduction



Step 2: Build the same circuit in the lab comparing the results to the simulated products.



### Lab 7 – Circuit Reduction

We gathered our results onto table comparing the numbers versus highs and lows. Using our new knowledge on reduction we created a Karnaugh Map as well as a reduced formula.

	Simulated						Te	est					
A	В	С	Output		А	В	С	Output					
0	0	0	0		0	0	0	0.0679					
	0	1	0		0	0	1	0.0/0			В	С	
0	0	I	0		0	0	I	0.068		00	01	11	10
0	1	0	0		0	1	0	0.0679	0	0.1 29	0.12 9	0.12 9	0.12 9
0	1	1	0		0	1	1	0.0678		4.4	4.47	0.12	4.47
1	0	0	0		1	0	0	4.335	1	72	3	9	2
1	0	1	0		1	0	1	4.3295	X =/	ABC+	(AB)′( <i>I</i>	Α′C′)′	
1_	1	0	0		1	1	0	0.0688	X =	A(B'+(	C)		
1	1	1	1		1	1	1	4.331					

# Lab 7 – Circuit Reduction

### O Observations

OFinding ways to reduce circuit seems very useful because it was a lot more intricate for the full circuit than for the reduction. Looking at the circuit like a math problem made the wiring and analyses much easier for me

# Lab 8 – Circuit Reduction (Part 2) – 15 Nov 2018

### O Purpose:

 Learn how to reduce a circuit design down to the smallest size using the 17 Theorems and Karnaugh maps. Part 2 will explore how to reduce the circuit. You will also need the results of Lab 7.

### O Equipment used:

- O 1 Digital Multimeter
- **O** 3 10Kohm
- O 1 4 position dip switch
- O 1 74LSO4, 74LSO8, 74LS32

### Lab 8 – Circuit Reduction (Part 2)

Using MultiSim we demonstrated the difference between a sum of products and a product of sum solution. I chose light to indicate highs and lows for my switches.



### Lab 8 – Circuit Reduction (Part 2)

Then we created the circuits in the lab to compare the actual results.





# Lab 8 – Circuit Reduction (Part 2)

Simulation					Test				
			Out				Output		
А	В	С	SOP	POS	А	В	С	SOP	POS
0	0	0	0	0	0	0	0	0.1176	0.1186
0	0	1	0	0	0	0	1	0.1176	0.1412
0	1	0	0	0	0	1	0	0.1177	0.1417
0	1	1	0	0	0	1	1	0.1176	0.1419
1	0	0	1	1	1	0	0	4.221	4.354
1	0	1	1	1	1	0	1	4.22	4.352
1	1	0	0	0	1	1	0	0.1146	0.1425
1	1	1	1	1	1	1	1	4.219	4.349

### Results

### Observations

• We tried something in this lab with a light indicator to give us an analog signal for on and off but for our sum of products in this lab the light affected our values. The light was dropping our output voltage dramatically.

# Lab 9 – 1 to 3 clock using Jk Flip Flops and 555 Timers – 29 Nov 2018

- O Purpose:
  - Many times you can use multiple harmonically related clocks to test a combinational circuits. The Purpose of this lab is to show students how to create a small multiple clock counter circuit that uses JK Flip Flops and a 555 Time
- O Equipment Used:
  - O 1 555 Timer
  - 0 1 1Kohm
  - O 1 4 position dip switch
  - O 2 74LS73 Dual JK flip flop with clear
  - O 2 Resistors (To Be Designed)
  - O 2 Capacitors (To Be Designed)

### Lab 9 – 1 to 3 clock using Jk Flip Flops and 555 Timers

Using the given information and diagrams to create the to use the interactive function in MultiSim to display the oscilloscope.



### Lab 9 – 1 to 3 clock using Jk Flip Flops and 555 Timers

Then we created the same thing in the lab, learning to adjust the oscilloscope to fit our needs. Also learning to wire new types of gates.

![](_page_46_Picture_2.jpeg)

![](_page_46_Figure_3.jpeg)

# Lab 9 – 1 to 3 clock using Jk Flip Flops and 555 Timers

Results									
	Designed	Measured							
R <sub>A</sub> =	470000	475000							
$R_{B} =$	470000	479000							
C =	0.000001	0.000001							
t <sub>1</sub> =	0.65142	0.661122							
t <sub>2</sub> =	0.32571	0.331947							
T =	0.97713	0.993069							
f =	1.023405	1.0069794							
f =	1.021277	1.0048849							
D =	33.333%	33.426%							

### Observations

- Each clock is the next step in the binary count.
- The oscilloscope had to be adjusted from AC power to DC power.
- We had to change our switch to make the circuit functional
- Checking that everything is powered and grounded is essential.